drm

Data plane acceleration on ARM architecture – An OSS update

Song Zhu Song.Zhu@arm.com

12/10/2018

Agenda

- Introduction
- DPDK on ARM
- FD.io/VPP on ARM
- OVS Datapath Offload and SmartNICs


• Other Projects

Introduction




ARM SoC Diversity

- Control plane + Data plane
 - Heterogeneous processing
- High speed IO
 - Ethernet, PCIe, CCIX ...
- Acceleration
 - Scheduling, DPI, Crypto, TCAM, DSP ...




(ARM SoC Diversity)

Emerging Networking Architecture



arm

Container-based Edge Reference Stack











arm

Our Goals in OSS Community

• Enablement and optimization of data plane software on ARM

- Fast packet processing libraries DPDK
- Virtual switching VPP/OVS

• Edge Reference Stack design on ARM


- Container-based solutions
- Integration of data plane acceleration

DPDK on ARM




DPDK on ARM Status

- Multiple active members on ARM platforms
 - DPDK on ARM maintainer
- ARM platform porting & optimization
 - Functional verification / enabling
 - DPDK performance tuning on ARM platforms
 - DPDK dts and CI
- Architecture Support enablement for ARM SoCs
- DPDK Use cases verifications
 - OVS/VPP+DPDK, VFIO/virtio, DPDK in container etc.




DPDK virtual device support - vdev

- x86 servers mostly use PCI-E NICs, the config/data flows go through PCI bus.
- ARM platforms support PCI-E NICs, and also support on-chip NICs, as well as other on-chip accelerators and HW engines
- vdev bus and raw device models were introduced to support the OPS for on-chip devices, including: start/stop/configuration/control
 OPS to applications



(DPDK device model)


DPDK Eventdev Framework




- Leverage HW Scheduler from ARM platforms
- Flow based event pipelining
- Queue based event pipelining
- Supports schedule types per flow:
 - ATOMIC
 - ORDERED
 - PARALLEL
- Event scheduling QoS based on event queue priority

Future plan

- Use case & Virtualization scenarios investigation
- Architectural enhancements
- CI setup with selected platforms





- Continue with the bare-metal performance investigation & optimization, e.g. PMD, Crypto drivers, etc
- Investigate performance in virtualization & multi-core scenarios

- Documentation:
 - Startup guide for ARM64
 - Optimization app notes


FD.io/VPP on ARM



FD.io/VPP on ARM Status

- Lead/guide the ARM community
 - Collaboration between ARM partners on FD.io/VPP
 - Set up <u>VPP/AArch64 wiki page</u> on <u>FD.io</u> for collaboration
- Enable VPP on ARM: 3-step strategy
 - Fix build, unit test, and packaging issues
 - Integrate ARM platforms into upstream CSIT (CI)
 - Performance benchmarking and tuning
- ARM code implementation
 - Vectorization in Packet Processing using Neon Intrinsic.
 - Architecture specific loop unrolling.
 - Arch specific Function Dispatching.

Starting from a Simple Use Case



Summary

64B packet – single flow – single core

Observations

- Most hotspots are memory accesses
- Software-defined data placement consumes processing cycles
- Unintentionally ordering memory accesses can slow the system down
- Compiler may fuse loops which alters memory access pattern from original program order

Further Directions

- RFC2544 testing
- Multicore scaling
- PMU data
- Cache stashing
- Compiler and C library versions
- Other platforms

Recent Contributions

Change – Patch Set	Status
Vectorization Changes (Adding NEON Instructions in ip4 forwarding path)	Upstream - Merged
Arch specific Loop Unrolling – Dual/Quad Loop and Arch specific Function Dispatching	Upstream - Merged
Auto tools to Cmake: Marvell, Mellanox	Upstream - Merged
Marvell PP2 device	Upstream - Merged
gcc compilation issues	Upstream - Merged
clang compilation issues	Upstream - Merged
Other Build related issues	Upstream - Merged
Memory Ordering Changes	Upstream under review

• Software Efforts


- Vectorization in Packet Processing using Neon Intrinsic.
- Architecture specific loop unrolling
- Arch specific Function Dispatching.
- Performance Benchmarking and Analysis
 - Marvell MacchiattoBin (Cortex A72 core)
 - Qualcomm Centriq (Falkor Core)
 - Cavium ThunderX2 (Vulcan Core)

OVS Datapath Offload and SmartNICs

arm


OVS Datapath Offload

- Preserve host CPU cycles for applications
- Combination of ARM cores + accelerators
 - Most flexible and cost effective solution for networking "pre/post processing"
- Examples
 - SmartNICs: Marvell, Mellanox, Broadcom...



(OVS dataplane offload with SmartNICs)

A SmartNIC Platform with ARM CPU Cores



(A SmartNIC Platform)

- Dataplane IO Interface Standardization
- HW Acceleration
- Platform standardization
- vSwitch Portability

Other Projects



Other Projects

- eBPF/XDP network fast path
- AF_XDP
- VirtlO 1.1
- Network protocol stack

Thank You Danke Merci 谢谢 ありがとう Gracias **Kiitos** 감사합니다 धन्यवाद תודה

arm

DPDK Overview




- Data Plane Development Kit
 - A set of libraries and drivers for fast packet processing
 - Runs mostly in Linux **userland**
 - The first supported CPU was Intel x86 and it is now extended to IBM POWER and **ARM**.
- Major members and contributors
 - Several active members on ARM platforms
 - ARM is one of the golden members




FD.io/VPP (Vector Packet Processing)

- User Space software platform providing switch/router functionalities
- Aiming to run on commodity CPUs
- Cisco developed it from 2002 and open sourced it in FD.io (Linux Foundation) on Feb 2016
- Leverage DPDK, XDP, netmap... as fast I/O
- Batch packet processing more efficient iCache utilization
- Packet processing graph: modular, flexible, and extensible



Identifying hotspots





Avoiding bottlenecks

"The L1 memory system is non-blocking and supports hit-under-miss. For Normal memory, up to six 64-byte cache line requests can be outstanding at a time. While those requests are waiting for memory, loads to different cache lines can hit the cache and return their data." ARM® Cortex®-A72 MPCore Processor Technical Reference 21.62 Manual

Prefetching combined with loop unrolling is demanding! Load Store Unit busy?

1.57

0.25

0.67

0.41 1.02

1.20 2.37

2.95

0.52

0.70

add	x5, x1,
prfm	pldl1keep, [x1]
mov	x1, x9
prfm	pldl1keep, [x2]
add	x6, x2,
add	x8, x4,
ubfiz	x2, x1, #6, #32
add	x7, x3,
prfm	pldl1keep, [x4]
prfm	pstl1keep, [x6]
prfm	pldl1keep, [x3]
prfm	pstl1keep, [x8]
prfm	pstl1keep, [x7]
prfm	pstl1keep, [x5]
add	x5, x20,
ldrsh	x15, [x2,x0]
ldr	x3, [x27,#384]