



OpenIoT Summit Europe 2018

Compartmentalization in IoT


Trusted Firmware M
Secure Partitioning

Miklos Balint

Ken Liu

Arm

Compartmentalization is important...



Challenges in IoT

High volume, low cost, low power

- Microcontrollers
 - Small die
 - No MMU (single, physical address space)
 - XIP Flash code
 - Small SRAM

Wide spectrum of use-cases

- Different threat models
- Scalable solutions

Holistic approach to IoT security needed



Establishing the “right” level of security

Secure domain

Basic isolation – create a Secure Processing Environment

Protected TCB


Separate Root of Trust from Secure Partitions within SPE

Multiple tenancy in secure PE

More robustness – isolate all partitions from each other

Non-Secure isolation

Access policies for NS threads
Concurrent contexts



Hardware isolation

... the foundation for software security

Physical isolation (e.g. dual-core system):

Dedicate cores/resources

Shared memory system or Mailbox

Concurrent execution

Temporal isolation (e.g. Arm-v8M):

Privilege control – using MPU

Secure/Non-secure states (Secure Attribution)

Shared Processing Element, resources

Interaction scenarios

Execution flows

Crossing boundaries in single processing element

Crossing from Non-secure to secure state


- Non-secure thread requests secure service

Isolated driver code

- ISR execution in unprivileged partition

Asynchronous events in non-secure PE

- Non-secure interrupt pre-empts secure operation
- Non-secure context awareness
- Concurrent secure service requests from non-secure threads




Non-secure call to secure service

Security state change only permitted using dedicated entry points


Wrapper function triggers privileged management code

Secure Partition Management code

- Access policy check
- Parameter sanitization
- Secure Partition (container) setup
- Invocation of partition code



Non-secure call to secure service



Secure interrupt deprivileging

Device driver in Secure Partition

Privileged ISR is wrapper


- Triggers Partition Manager

Sandbox created


- Returns to thread mode

Secure Partition code

- Executes deprivileged ISR



Secure interrupt deprivileging



Non-Secure interrupts


Pre-emption of secure execution

Non-secure IRQ pre-empts secure operation

Secure context is stacked
Non-secure ISR is executed

Return from ISR resumes secure execution

Secure context is unstacked



Context Management Functions


Non-secure context awareness in Arm-v8M

1. Non-secure threads created
2. Thread₁ calls Secure Service₁
3. Non-secure IRQ pre-empts operation -> context change
4. Thread₂ calls secure service₂
5. Secure service₂ returns
6. Thread₂ yields
7. Secure Service₁ returns

NS RTOS -> SPM notifications:

Thread creation, deletion, load or store

Enables NS context-dependent access to secure assets/services




Implementations

Trusted Firmware M library model

Secure Services implemented as functions


- ~ bare metal programming model
- Arm-v8M architecture support
- Secure Partition: library
- Synchronous execution
- Low footprint



Trusted Firmware M thread model

Secure Partitions implemented as threads


- Robust, more prescriptive framework
- Static allocation of secure resources
- Connection/message based interaction
- Asynchronous processing of service requests



Interaction in thread model


TF-M Inter-Process Communication (IPC)

- For TF-M Thread model
- Secure Partitions provide secure services
 - NSPE is reflected as one Non-Secure Partition
- One thread in one Secure Partition
- While loop in thread waiting for messages
- Client call sent as messages
 - Non-Secure Partition is a client
 - Secure Partition could be a client
- Service Interrupt is handled asynchronously




Security Consideration on Compartmentalization


- No shared memory between partitions
- Memory copy by streamed read/write API
- Memory integrity checking in SPM based on isolation level
- Peripheral usage is also Compartmentalized
- Runtime protection rule change




Expand NSP with Arm-v8M TrustZone




Single NS Thread requests Secure Service




Multiple NS Thread request Secure Service




Multi-Thread NSPE Secure Call Solution 1




Multi-Thread NSPE Secure Call Solution 2




Solution 2 Calling Process



Non-Secure Interrupt Preempts Secure Service



Secure Interrupt Preempts Execution



Summary

Trusted Firmware M – How to get involved

Part of Open Source/Open Governance trustedfirmware.org project

- Developer space: <https://developer.trustedfirmware.org/>
- Code base: <https://git.trustedfirmware.org/>

TF-M Team @ OpenIoT Summit Europe 2018

- Shebu Kuriakose
- Ashutosh Singh
- Ken Liu
- Miklos Balint

Get in touch

- Come round to the Arm booth during the summit
- Contact TF-M team at support-trustedfirmware@arm.com

More info on developer.arm.com and trustedfirmware.org

Thank You!

Danke!

Merci!

谢谢!

ありがとう!

Gracias!

Kiitos!

감사합니다

धन्यवाद

arm

arm

The Arm trademarks featured in this presentation are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. All other marks featured may be trademarks of their respective owners.

www.arm.com/company/policies/trademarks